User:Jemk/DRAM

From linux-sunxi.org
Jump to navigation Jump to search

DRAM

new u-boot Cubietruck

dcdc3_vol = 1300
dram_clk = 600
mbus_clk = 400
dram_type = 3
dram_rank_num = 1
dram_chip_density = 4096
dram_io_width = 8
dram_bus_width = 32
dram_cas = 9
dram_zq = 0x2c (0x10d1800)
dram_odt_en = 3
dram_tpr0 = 0x3c9688b4
dram_tpr1 = 0xa090
dram_tpr2 = 0x2be00
dram_tpr3 = 0x82222
dram_emr1 = 0x42
dram_emr2 = 0x10
dram_emr3 = 0x0
dqs_gating_delay = 0x07070707
active_windowing = 1
mfxdlyphase=36phase=54phase=72phase=90phase=108phase=126
0x070x0733330x0722220x0711110x0700000x07EEEE0x07DDDD
0x060x0633330x0622220x0611110x0600000x06EEEE0x06DDDD
0x050x0533330x0522220x0511110x0500000x05EEEE0x05DDDD
0x040x0433330x0422220x0411110x0400000x04EEEE0x04DDDD
0x030x0333330x0322220x0311110x0300000x03EEEE0x03DDDD
0x020x0233330x0222220x0211110x0200000x02EEEE0x02DDDD
0x010x0133330x0122220x0111110x0100000x01EEEE0x01DDDD
0x000x0033330x0022220x0011110x0000000x00EEEE0x00DDDD
0x080x0833330x0822220x0811110x0800000x08EEEE0x08DDDD
0x100x1033330x1022220x1011110x1000000x10EEEE0x10DDDD
0x180x1833330x1822220x1811110x1800000x18EEEE0x18DDDD
0x200x2033330x2022220x2011110x2000000x20EEEE0x20DDDD
0x280x2833330x2822220x2811110x2800000x28EEEE0x28DDDD
0x300x3033330x3022220x3011110x3000000x30EEEE0x30DDDD
0x380x3833330x3822220x3811110x3800000x38EEEE0x38DDDD
Lane phase adjustments: [0, 0, 0, 0]
Error statistics from memtester: [bitflip=22, solidbits=13]

Total number of successful memtester runs: 197

Best luminance at the height 0.5 is above 0x031111, score = 0.651
Best luminance at the height 1.0 is above 0x031111, score = 0.524
Best luminance at the height 2.0 is above 0x021111, score = 0.409
Best luminance at the height 4.0 is above 0x021111, score = 0.319

Read errors per lane: [1, 0, 12, 0]. Lane 1 is the most noisy/problematic.
Errors from the lane 3 are not intersecting with the errors from the worst lane 1.

Write errors per lane: [0, 0, 0, 22]. Lane 0 is the most noisy/problematic.

new u-boot Cubietruck (fixed dram_zq)

dcdc3_vol = 1300
dram_clk = 600
mbus_clk = 400
dram_type = 3
dram_rank_num = 1
dram_chip_density = 4096
dram_io_width = 8
dram_bus_width = 32
dram_cas = 9
dram_zq = 0x10d3900
dram_odt_en = 3
dram_tpr0 = 0x3c9688b4
dram_tpr1 = 0xa090
dram_tpr2 = 0x2be00
dram_tpr3 = 0x0
dram_emr1 = 0x42
dram_emr2 = 0x10
dram_emr3 = 0x0
dqs_gating_delay = 0x07070707
active_windowing = 1
mfxdlyphase=36phase=54phase=72phase=90phase=108phase=126
0x070x0733330x0722220x0711110x0700000x07EEEE0x07DDDD
0x060x0633330x0622220x0611110x0600000x06EEEE0x06DDDD
0x050x0533330x0522220x0511110x0500000x05EEEE0x05DDDD
0x040x0433330x0422220x0411110x0400000x04EEEE0x04DDDD
0x030x0333330x0322220x0311110x0300000x03EEEE0x03DDDD
0x020x0233330x0222220x0211110x0200000x02EEEE0x02DDDD
0x010x0133330x0122220x0111110x0100000x01EEEE0x01DDDD
0x000x0033330x0022220x0011110x0000000x00EEEE0x00DDDD
0x080x0833330x0822220x0811110x0800000x08EEEE0x08DDDD
0x100x1033330x1022220x1011110x1000000x10EEEE0x10DDDD
0x180x1833330x1822220x1811110x1800000x18EEEE0x18DDDD
0x200x2033330x2022220x2011110x2000000x20EEEE0x20DDDD
0x280x2833330x2822220x2811110x2800000x28EEEE0x28DDDD
0x300x3033330x3022220x3011110x3000000x30EEEE0x30DDDD
0x380x3833330x3822220x3811110x3800000x38EEEE0x38DDDD
Lane phase adjustments: [0, 0, 0, 0]
Error statistics from memtester: [bitflip=16, solidbits=2, bitspread=1]

Total number of successful memtester runs: 313

Best luminance at the height 0.5 is above 0x031111, score = 0.718
Best luminance at the height 1.0 is above 0x031111, score = 0.604
Best luminance at the height 2.0 is above 0x021111, score = 0.501
Best luminance at the height 4.0 is above 0x011111, score = 0.426

Read errors per lane: [1, 0, 13, 0]. Lane 1 is the most noisy/problematic.
Errors from the lane 3 are not intersecting with the errors from the worst lane 1.

Write errors per lane: [2, 0, 1, 2]. Lane 3 is the most noisy/problematic.
Errors from the lane 0 are not intersecting with the errors from the worst lane 3.
Errors from the lane 1 are not intersecting with the errors from the worst lane 3.

old tpr3 tests

Cubietruck

dram_clk=552MHz dcdc3=1.3V

dram_clk = 552
dram_type = 3
dram_rank_num = 1
dram_chip_density = 4096
dram_io_width = 8
dram_bus_width = 32
dram_cas = 9
dram_zq = 0x7f
dram_odt_en = 0
dram_tpr0 = 0x42d899b7
dram_tpr1 = 0xa090
dram_tpr2 = 0x22a00
dram_tpr3 = 0x72222
dram_emr1 = 0x4
dram_emr2 = 0x10
dram_emr3 = 0x0
MFxDLY \ SDPHASE36547290108126144
70x0733330x0722220x0711110x0700000x07EEEE0x07DDDD0x07CCCC
60x0633330x0622220x0611110x0600000x06EEEE0x06DDDD0x06CCCC
50x0533330x0522220x0511110x0500000x05EEEE0x05DDDD0x05CCCC
40x0433330x0422220x0411110x0400000x04EEEE0x04DDDD0x04CCCC
30x0333330x0322220x0311110x0300000x03EEEE0x03DDDD0x03CCCC
20x0233330x0222220x0211110x0200000x02EEEE0x02DDDD0x02CCCC
10x0133330x0122220x0111110x0100000x01EEEE0x01DDDD0x01CCCC
00x0033330x0022220x0011110x0000000x00EEEE0x00DDDD0x00CCCC
80x0833330x0822220x0811110x0800000x08EEEE0x08DDDD0x08CCCC
100x1033330x1022220x1011110x1000000x10EEEE0x10DDDD0x10CCCC
180x1833330x1822220x1811110x1800000x18EEEE0x18DDDD0x18CCCC
200x2033330x2022220x2011110x2000000x20EEEE0x20DDDD0x20CCCC
280x2833330x2822220x2811110x2800000x28EEEE0x28DDDD0x28CCCC
300x3033330x3022220x3011110x3000000x30EEEE0x30DDDD0x30CCCC
380x3833330x3822220x3811110x3800000x38EEEE0x38DDDD0x38CCCC

dram_clk=600MHz dcdc3=1.3V

dram_clk = 600
dram_type = 3
dram_rank_num = 1
dram_chip_density = 4096
dram_io_width = 8
dram_bus_width = 32
dram_cas = 9
dram_zq = 0x7f
dram_odt_en = 0
dram_tpr0 = 0x42d899b7
dram_tpr1 = 0xa090
dram_tpr2 = 0x22a00
dram_tpr3 = 0x72222
dram_emr1 = 0x4
dram_emr2 = 0x10
dram_emr3 = 0x0
MFxDLY \ SDPHASE36547290108126144
70x0733330x0722220x0711110x0700000x07EEEE0x07DDDD0x07CCCC
60x0633330x0622220x0611110x0600000x06EEEE0x06DDDD0x06CCCC
50x0533330x0522220x0511110x0500000x05EEEE0x05DDDD0x05CCCC
40x0433330x0422220x0411110x0400000x04EEEE0x04DDDD0x04CCCC
30x0333330x0322220x0311110x0300000x03EEEE0x03DDDD0x03CCCC
20x0233330x0222220x0211110x0200000x02EEEE0x02DDDD0x02CCCC
10x0133330x0122220x0111110x0100000x01EEEE0x01DDDD0x01CCCC
00x0033330x0022220x0011110x0000000x00EEEE0x00DDDD0x00CCCC
80x0833330x0822220x0811110x0800000x08EEEE0x08DDDD0x08CCCC
100x1033330x1022220x1011110x1000000x10EEEE0x10DDDD0x10CCCC
180x1833330x1822220x1811110x1800000x18EEEE0x18DDDD0x18CCCC
200x2033330x2022220x2011110x2000000x20EEEE0x20DDDD0x20CCCC
280x2833330x2822220x2811110x2800000x28EEEE0x28DDDD0x28CCCC
300x3033330x3022220x3011110x3000000x30EEEE0x30DDDD0x30CCCC
380x3833330x3822220x3811110x3800000x38EEEE0x38DDDD0x38CCCC