A80/PIO

From linux-sunxi.org
< A80
Jump to: navigation, search

Programmable I/O Pins

Port Bank A
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PA00 - I/O ERXD3 reserved UART1_TX reserved PA_EINT0 reserved
PA01 - I/O ERXD2 reserved UART1_RX reserved PA_EINT1 reserved
PA02 - I/O ERXD1 reserved UART1_RTS reserved PA_EINT2 reserved
PA03 - I/O ERXD0 reserved UART1_CTS reserved PA_EINT3 reserved
PA04 - I/O ERXCK reserved UART1_DTR reserved PA_EINT4 reserved
PA05 - I/O ERXDV reserved UART1_DSR reserved PA_EINT5 reserved
PA06 - I/O ERXERR reserved UART1_DCD reserved PA_EINT6 reserved
PA07 - I/O ETXD3 reserved UART1_RING reserved PA_EINT7 reserved
PA08 - I/O ETXD2 reserved ECLK_IN0 reserved PA_EINT8 reserved
PA09 - I/O ETXD1 reserved ECLK_IN1 reserved PA_EINT9 reserved
PA10 - I/O ETXD0 reserved CLKA_OUT reserved PA_EINT10 reserved
PA11 - I/O ECRS reserved CLKB_OUT reserved PA_EINT11 reserved
PA12 - I/O ETXCK reserved PWM3_P reserved PA_EINT12 reserved
PA13 - I/O ETXEN reserved PWM3_N reserved PA_EINT13 reserved
PA14 - I/O ETXERR reserved SPI1_CSO reserved PA_EINT14 reserved
PA15 - I/O ECOL reserved SPI1_CLK reserved PA_EINT15 reserved
PA16 - I/O EMDC reserved SPI1_MOSI reserved PA_EINT16 reserved
PA17 - I/O EMDIO reserved SPI1_MISO reserved PA_EINT17 reserved


Port Bank B
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PB00 - I/O reserved reserved reserved reserved reserved reserved
PB01 - I/O reserved reserved reserved reserved reserved reserved
PB02 - I/O reserved reserved reserved reserved reserved reserved
PB03 - I/O reserved reserved reserved reserved reserved reserved
PB04 - I/O reserved reserved reserved reserved reserved reserved
PB05 - I/O reserved UART3_TX reserved reserved PB_EINT5 reserved
PB06 - I/O reserved UART3_RX reserved reserved PB_EINT6 reserved
PB07 - I/O reserved reserved reserved reserved reserved reserved
PB08 - I/O reserved reserved reserved reserved reserved reserved
PB09 - I/O reserved reserved reserved reserved reserved reserved
PB10 - I/O reserved reserved reserved reserved reserved reserved
PB11 - I/O reserved reserved reserved reserved reserved reserved
PB12 - I/O reserved reserved reserved reserved reserved reserved
PB13 - I/O reserved reserved reserved reserved reserved reserved
PB14 - I/O reserved MCSI_MCLK reserved reserved PB_EINT14 reserved
PB15 - I/O reserved MCSI_SCK TWI4_SCK reserved PB_EINT15 reserved
PB16 - I/O reserved MCSI_SDA TWI4_SDA reserved PB_EINT16 reserved
PB17 - I/O reserved reserved reserved reserved reserved reserved


Port Bank C
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PC00 - I/O NAND0_WE SPI0_MOSI reserved reserved reserved reserved
PC01 - I/O NAND0_ALE SPI0_MISO reserved reserved reserved reserved
PC02 - I/O NAND0_CLE SPI0_CLK reserved reserved reserved reserved
PC03 - I/O NAND0_CE1 reserved reserved reserved reserved reserved
PC04 - I/O NAND0_CE0 reserved reserved reserved reserved reserved
PC05 - I/O NAND0_RE reserved reserved reserved reserved reserved
PC06 - I/O NAND0_RB0 SDC2_CMD reserved reserved reserved reserved
PC07 - I/O NAND0_RB1 SDC2_CLK reserved reserved reserved reserved
PC08 - I/O NAND0_DQ0 SDC2_D0 reserved reserved reserved reserved
PC09 - I/O NAND0_DQ1 SDC2_D1 reserved reserved reserved reserved
PC10 - I/O NAND0_DQ2 SDC2_D2 reserved reserved reserved reserved
PC11 - I/O NAND0_DQ3 SDC2_D3 reserved reserved reserved reserved
PC12 - I/O NAND0_DQ4 SDC2_D4 reserved reserved reserved reserved
PC13 - I/O NAND0_DQ5 SDC2_D5 reserved reserved reserved reserved
PC14 - I/O NAND0_DQ6 SDC2_D6 reserved reserved reserved reserved
PC15 - I/O NAND0_DQ7 SDC2_D7 reserved reserved reserved reserved
PC16 - I/O NAND0_DQS SDC2_RST reserved reserved reserved reserved
PC17 - I/O NAND0_CE2 NAND0_RE_B reserved reserved reserved reserved
PC18 - I/O NAND0_CE3 NAND0_DQS_B reserved reserved reserved reserved
PC19 - I/O reserved SPI0_CS0 reserved reserved reserved reserved


Port Bank D
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PD00 - I/O LCD_D0 LVDS0_VP0 reserved reserved reserved reserved
PD01 - I/O LCD_D1 LVDS0_VN0 reserved reserved reserved reserved
PD02 - I/O LCD_D2 LVDS0_VP1 reserved reserved reserved reserved
PD03 - I/O LCD_D3 LVDS0_VN1 reserved reserved reserved reserved
PD04 - I/O LCD_D4 LVDS0_VP2 reserved reserved reserved reserved
PD05 - I/O LCD_D5 LVDS0_VN2 reserved reserved reserved reserved
PD06 - I/O LCD_D6 LVDS0_VPC reserved reserved reserved reserved
PD07 - I/O LCD_D7 LVDS0_VNC reserved reserved reserved reserved
PD08 - I/O LCD_D8 LVDS0_VP3 reserved reserved reserved reserved
PD09 - I/O LCD_D9 LVDS0_VN3 reserved reserved reserved reserved
PD10 - I/O LCD_D10 LVDS1_VP0 reserved reserved reserved reserved
PD11 - I/O LCD_D11 LVDS1_VN0 reserved reserved reserved reserved
PD12 - I/O LCD_D12 LVDS1_VP1 reserved reserved reserved reserved
PD13 - I/O LCD_D13 LVDS1_VN1 reserved reserved reserved reserved
PD14 - I/O LCD_D14 LVDS1_VP2 reserved reserved reserved reserved
PD15 - I/O LCD_D15 LVDS1_VN2 reserved reserved reserved reserved
PD16 - I/O LCD_D16 LVDS1_VPC reserved reserved reserved reserved
PD17 - I/O LCD_D17 LVDS1_VNC reserved reserved reserved reserved
PD18 - I/O LCD_D18 LVDS1_VP3 reserved reserved reserved reserved
PD19 - I/O LCD_D19 LVDS1_VN3 reserved reserved reserved reserved
PD20 - I/O LCD_D20 reserved reserved reserved reserved reserved
PD21 - I/O LCD_D21 reserved reserved reserved reserved reserved
PD22 - I/O LCD_D22 reserved reserved reserved reserved reserved
PD23 - I/O LCD_D23 reserved reserved reserved reserved reserved
PD24 - I/O LCD_CLK reserved reserved reserved reserved reserved
PD25 - I/O LCD_DE reserved reserved reserved reserved reserved
PD26 - I/O LCD_HSYNC reserved reserved reserved reserved reserved
PD27 - I/O LCD_VSYNC reserved reserved reserved reserved reserved


Port Bank E
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PE00 - I/O CSI_PCLK TS_CLK reserved reserved PE_EINT0 reserved
PE01 - I/O CSI_MCLK TS_ERR reserved reserved PE_EINT1 reserved
PE02 - I/O CSI_HSYNC TS_SYNC reserved reserved PE_EINT2 reserved
PE03 - I/O CSI_VSYNC TS_DVLD reserved reserved PE_EINT3 reserved
PE04 - I/O CSI_D0 SPI2_CSO UART5_TX reserved PE_EINT4 reserved
PE05 - I/O CSI_D1 SPI2_CLK UART5_RX reserved PE_EINT5 reserved
PE06 - I/O CSI_D2 SPI2_MOSI UART5_RTS reserved PE_EINT6 reserved
PE07 - I/O CSI_D3 SPI2_MISO UART5_CTS reserved PE_EINT7 reserved
PE08 - I/O CSI_D4 TS_D0 reserved reserved PE_EINT8 reserved
PE09 - I/O CSI_D5 TS_D1 reserved reserved PE_EINT9 reserved
PE10 - I/O CSI_D6 TS_D2 reserved reserved PE_EINT10 reserved
PE11 - I/O CSI_D7 TS_D3 reserved reserved PE_EINT11 reserved
PE12 - I/O CSI_D8 TS_D4 reserved reserved PE_EINT12 reserved
PE13 - I/O CSI_D9 TS_D5 reserved reserved PE_EINT13 reserved
PE14 - I/O CSI_D10 TS_D6 reserved reserved PE_EINT14 reserved
PE15 - I/O CSI_D11 TS_D7 reserved reserved PE_EINT15 reserved
PE16 - I/O CSI_SCK TWI4_SCK reserved reserved PE_EINT16 reserved
PE17 - I/O CSI_SDA TWI4_SDA reserved reserved PE_EINT17 reserved


Port Bank F
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PF00 - I/O SDC0_D1 reserved reserved reserved reserved reserved
PF01 - I/O SDC0_D0 reserved reserved reserved reserved reserved
PF02 - I/O SDC0_CLK reserved UART0_TX reserved reserved reserved
PF03 - I/O SDC0_CMD reserved reserved reserved reserved reserved
PF04 - I/O SDC0_D3 reserved UART0_RX reserved reserved reserved
PF05 - I/O SDC0_D2 reserved reserved reserved reserved reserved


Port Bank G
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PG00 - I/O SDC1_CLK reserved reserved reserved PG_EINT0 reserved
PG01 - I/O SDC1_CMD reserved reserved reserved PG_EINT1 reserved
PG02 - I/O SDC1_D0 reserved reserved reserved PG_EINT2 reserved
PG03 - I/O SDC1_D1 reserved reserved reserved PG_EINT3 reserved
PG04 - I/O SDC1_D2 reserved reserved reserved PG_EINT4 reserved
PG05 - I/O SDC1_D3 reserved reserved reserved PG_EINT5 reserved
PG06 - I/O UART2_TX reserved reserved reserved PG_EINT6 reserved
PG07 - I/O UART2_RX reserved reserved reserved PG_EINT7 reserved
PG08 - I/O UART2_RTS reserved reserved reserved PG_EINT8 reserved
PG09 - I/O UART2_CTS reserved reserved reserved PG_EINT9 reserved
PG10 - I/O TWI3_SCK reserved reserved reserved PG_EINT10 reserved
PG11 - I/O TWI3_SDA reserved reserved reserved PG_EINT11 reserved
PG12 - I/O UART4_TX reserved reserved reserved PG_EINT12 reserved
PG13 - I/O UART4_RX reserved reserved reserved PG_EINT13 reserved
PG14 - I/O UART4_RTS reserved reserved reserved PG_EINT14 reserved
PG15 - I/O UART4_CTS reserved reserved reserved PG_EINT15 reserved


Port Bank H
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PH00 - I/O TWI0_SCK reserved reserved reserved reserved reserved
PH01 - I/O TWI0_SDA reserved reserved reserved reserved reserved
PH02 - I/O TWI1_SCK reserved reserved reserved reserved reserved
PH03 - I/O TWI1_SDA reserved reserved reserved reserved reserved
PH04 - I/O TWI2_SCK reserved reserved reserved reserved reserved
PH05 - I/O TWI2_SDA reserved reserved reserved reserved reserved
PH06 - I/O PWM0 reserved reserved reserved reserved reserved
PH08 - I/O reserved PWM1_P reserved reserved PH_EINT8 reserved
PH09 - I/O reserved PWM1_N reserved reserved PH_EINT9 reserved
PH10 - I/O reserved PWM2_P reserved reserved PH_EINT10 reserved
PH11 - I/O reserved PWM2_N reserved reserved PH_EINT11 reserved
PH12 - I/O UART0_TX SPI3_CS2 reserved reserved PH_EINT12 reserved
PH13 - I/O UART0_RX SPI3_CS3 reserved reserved PH_EINT13 reserved
PH14 - I/O SPI3_CLK reserved reserved reserved PH_EINT14 reserved
PH15 - I/O SPI3_MOSI reserved reserved reserved PH_EINT15 reserved
PH16 - I/O SPI3_MISO reserved reserved reserved PH_EINT16 reserved
PH17 - I/O SPI3_CS0 reserved reserved reserved PH_EINT17 reserved
PH18 - I/O SPI3_CS1 reserved reserved reserved PH_EINT18 reserved
PH19 - I/O HSCL reserved reserved reserved reserved reserved
PH20 - I/O HSDA reserved reserved reserved reserved reserved
PH21 - I/O HCEC reserved reserved reserved reserved reserved


Port Bank L
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PL00 - I/O reserved S_UART_TX reserved reserved S_PL_EINT0 reserved
PL01 - I/O reserved UART_S_UART_RX reserved reserved S_PL_EINT1 reserved
PL02 - I/O reserved reserved reserved reserved S_PL_EINT2 reserved
PL03 - I/O reserved reserved reserved reserved S_PL_EINT3 reserved
PL04 - I/O reserved reserved reserved reserved S_PL_EINT4 reserved
PL05 - I/O reserved reserved reserved reserved S_PL_EINT5 reserved
PL06 - I/O reserved S_CIR_RX reserved reserved S_PL_EINT6 reserved
PL07 - I/O reserved 1WIRE reserved reserved S_PL_EINT7 reserved
PL08 - I/O reserved S_PS2_SCK1 reserved reserved S_PL_EINT8 reserved
PL09 - I/O reserved S_PS2_SDA1 reserved reserved S_PL_EINT9 reserved


Port Bank M
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PM00 - I/O reserved reserved reserved reserved S_PM_EINT0 reserved
PM01 - I/O reserved reserved reserved reserved S_PM_EINT1 reserved
PM02 - I/O reserved reserved reserved reserved S_PM_EINT2 reserved
PM03 - I/O reserved reserved reserved reserved S_PM_EINT3 reserved
PM04 - I/O reserved S_I2S1_LRCKR reserved reserved S_PM_EINT4 reserved
PM05 - I/O reserved reserved reserved reserved reserved reserved
PM06 - I/O reserved reserved reserved reserved reserved reserved
PM07 - I/O reserved reserved reserved reserved reserved reserved
PM08 - I/O reserved S_TWI1_SCK reserved reserved S_PM_EINT8 reserved
PM09 - I/O reserved S_TWI1_SDA reserved reserved S_PM_EINT9 reserved
PM10 - I/O S_I2S_MCLK S_I2S1_MCLK reserved reserved reserved reserved
PM11 - I/O S_I2S_BCLK S_I2S1_BCLK reserved reserved reserved reserved
PM12 - I/O S_I2S_LRCK S_I2S1_LRCK reserved reserved reserved reserved
PM13 - I/O S_I2S_DIN S_I2S1_DIN reserved reserved reserved reserved
PM14 - I/O S_I2S_DOUT S_I2S1_DOUT0 reserved reserved reserved reserved
PM15 - I/O reserved reserved reserved reserved S_PM_EINT15 reserved


Port Bank N
Port Ball Type MUX 2 MUX 3 MUX 4 MUX 5 MUX 6 MUX 7
PN00 - I/O S_TWI0_SCK S_RSB_SCK reserved reserved reserved reserved
PN01 - I/O S_TWI0_SDA S_RSB_SDA reserved reserved reserved reserved

See also

Personal tools
Namespaces

Variants
Actions
Navigation
Tools