

# REVISION HISTORY


Revision	Description	Date	Drawn	Checked
Ver 1.1		2016-04-15		

## Schematics Index:





<b>Xunlong Software</b>		
Design Name		
Orange Pi Plus 2E		
Size	Page Name	Rev
A3	REVISION HISTORY	
Date:	Friday, April 15, 2016	Sheet 1 of 16

# BLOCK



# POWER TREE




# GPIO ASSIGNMENT

PIN	Define	CFG	Function
PA0	DMS/DRVVBUS0	3/1	JTAG /USB
PA1	CK/DRVVBUS1	3/1	
PA2	TDO/WPS	3/1	
PA3	FDI	3	UART
PA4	JART-TX	3	
PA5	JART-RX	3	
PA6	NC	7	
PA7	NC	7	
PA8	NC	7	
PA9	NC	7	
PA10	NC	7	
PA11	NC	7	
PA12	NC	7	
PA13	NC	7	
PA14	NC	7	
PA15	STATUS-LED	1	LED
PA16	MUTE	1	AV
PA17	SPDIF-OUT	2	SPDIF
PA18	NC	7	
PA19	NC	7	
PA20	NC	7	
PA21	NC	7	

PIN	Define	CFG	Function
PC0	NWE	2/3	NAND /eMMC /NOR
PC1	NALE	2/3	
PC2	NCLE	2/3	
PC3	NCE1	2/3	
PC4	NCE0	2	
PC5	NRE	2/3	
PC6	NRB0	2/3	
PC7	NRB1	2	
PC8	NDQ0	2/3	
PC9	NDQ1	2/3	
PC10	NDQ2	2/3	
PC11	NDQ3	2/3	
PC12	NDQ4	2/3	
PC13	NDQ5	2/3	
PC14	NDQ6	2/3	
PC15	NDQ7	2/3	
PC16	NDQS	2/3	

PIN	Define	CFG	Function
PD0	NC	7	
PD1	NC	7	
PD2	NC	7	
PD3	NC	7	
PD4	NC	7	
PD5	NC	7	
PD6	NC	7	
PD7	NC	7	
PD8	NC	7	
PD9	NC	7	
PD10	NC	7	
PD11	NC	7	
PD12	NC	7	
PD13	NC	7	
PD14	NC	7	
PD15	NC	7	
PD16	NC	7	
PD17	NC	7	

PIN	Define	CFG	Function
PE0	NC	7	
PE1	NC	7	
PE2	NC	7	
PE3	NC	7	
PE4	NC	7	
PE5	NC	7	
PE6	NC	7	
PE7	NC	7	
PE8	NC	7	
PE9	NC	7	
PE10	NC	7	
PE11	NC	7	
PE12	NC	7	
PE13	NC	7	
PE14	NC	7	
PE15	NC	7	


















PIN	Define	CFG	Function
PF0	D1	2	CARD0
PF1	D0	2	
PF2	CLK	2	
PF3	CMD	2	
PF4	D3	2	
PF5	D2	2	
PF6	DET	0	




PIN	Define	CFG	Function
PG0	NC	7	
PG1	NC	7	
PG2	NC	7	
PG3	NC	7	
PG4	NC	7	
PG5	NC	7	
PG6	NC	7	
PG7	NC	7	
PG8	NC	7	
PG9	NC	7	
PG10	NC	7	
PG11	NC	7	
PG12	NC	7	
PG13	NC	7	

PIN	Define	CFG	Function
PL0	TWI	2	TWI
PL1	TWI	2	TWI
PL2	USB0-DRVVBUS	1	USB
PL3	USB1-DRVVBUS	1	
PL4	RECOVERY	0	KEY
PL5	VCC-IO-EN	1	IO-EN
PL6	NC	7	
PL7	WIFI-EN	7	WIFI-EN
PL8	PWR-STB	1	
PL9	PWR-DRAM	1	
PL10	PWR-LED	1	
PL11	IR-RX	2	


# DDR3\_8X4



# CPU



# DCIN




# POWER


$$V_{out} = 0.6 * (1 + R_{d1}/R_{d2})$$

$$V_{DRAM} = 1.5V/1A, R_2 = 100K-1\%$$

$$V_{DRAM} = 1.35V/1A, R_2 = 120K-1\%$$






## VCCIO 3.3V/1A




## SYSTEM 1.2V/2A

$$V_{out} = 0.6 * (1 + R_5/R_6)$$




## AVCC 3.3V/1A




## CPUX 1.2V/6A

$$V_{out} = 0.6 * (1 + R_{u1}/R_{u2})$$



## WIFI Power 3.3V/300mA




**Xunlong Software**

Design Name		
Orange Pi Plus 2E		
Size	Page Name	Rev
A3	POWER	
Date:	Friday, April 15, 2016	Sheet 7 of 16



# TF-eMMC

SDC0-D1  
SDC0-D0  
SDC0-CLK  
SDC0-CMD  
SDC0-D3  
SDC0-D2  
SDC0-DET





NRE << NRE N0RE eMMC-CLK  
NRB0 << NRB0 N0RB0 eMMC-CMD

NDQ0 << NDQ0 NDQ0 eMMC-D0  
NDQ1 << NDQ1 NDQ01 eMMC-D1  
NDQ2 << NDQ2 NDQ02 eMMC-D2  
NDQ3 << NDQ3 NDQ03 eMMC-D3  
NDQ4 << NDQ4 NDQ04 eMMC-D4  
NDQ5 << NDQ5 NDQ05 eMMC-D5  
NDQ6 << NDQ6 NDQ06 eMMC-D6  
NDQ7 << NDQ7 NDQ07 eMMC-D7  
NDQS << NDQS NDQ0S eMMC-RST



If not support eMMC 5.0,  
then No this two resistors



Xunlong Software

Design Name

Orange Pi Plus 2E

Size  
A3

Page Name  
TF-eMMC

Rev

Date: Friday, April 15, 2016

Sheet 8 of 16



# USB

5


4

3

2

1




- USB-DM0 <<<
- USB-DP0 <<<
- USB0-IDDET <<<
- USB0-DRVVBUS <<<



I=6800/Rset=680mA

- USB-DM1 <<< USB-DM1
- USB-DP1 <<< USB-DP1
- USB1-DRVVBUS <<<
- USB-DM2 <<< USB-DM2
- USB-DP2 <<< USB-DP2
- USB-DM3 <<< USB-DM3
- USB-DP3 <<< USB-DP3

note: Make sure the routing between the ESD and the USB connectors should be on the same PCB side



D

D

C

C

B





B

A

A

<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	USB	
Date:	Friday, April 15, 2016	Sheet 9 of 16

# AV-MIC



<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	AV-MIC	
Date:	Friday, April 15, 2016	Sheet 10 of 16

# Camera

CSI-RESET# << CAM0-RESET#  
 CSI-STBY-EN << CAM0-STBY-EN  
 CSI-PWR-EN << CSI-PWR-EN





CSI-SCK << CAM-SCK  
 CSI-SDA << CAM-SDA  
 CSI-PCLK << CSI-PCLK  
 CSI-MCLK << CSI-MCLK  
 CSI-HSYNC << CSI-HSYNC  
 CSI-VSYNC << CSI-VSYNC

CSI-D0 << C-D0  
 CSI-D1 << C-D1  
 CSI-D2 << C-D2  
 CSI-D3 << C-D3  
 CSI-D4 << C-D4  
 CSI-D5 << C-D5  
 CSI-D6 << C-D6  
 CSI-D7 << C-D7

AFCC\_EN << AFCC\_EN

CSI\_EN << CSI\_EN



VDD1V5-CSI=1.5V  
 VCC-CSI =2.8V




<b>Xunlong Software</b>			
Design Name			
<b>Orange Pi Plus 2E</b>			
Size	Page Name	Rev	
A3	CSI		
Date:	Friday, April 15, 2016	Sheet	11 of 16

# GMAC




## 10/100/1000 RGMII Ethernet PHY



Place filter network close to CLK125.  
Reserved for EMI




Place filter network close to RX\_CLK.  
Reserved for EMI






VCC-2V5 > 55mA

VCC-3V > 200mA

Note 2: The Trace length from CA(22uF), CB(0.1uF) to Pin 44,45(VDDREG) must be within 0.5 cm. The trace width from AVDD33 to Pin 44,45 should >40mils.




Note 1: The Trace length between La and PHY's Pin48 must be within 0.5 cm. CJ(22uF) and CK(0.1uF) to La must be within 0.5cm.



LED0: Blinking=Transmitting or Receiving.  
LED1: Link Up/Down


<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	GMAC	
Date:	Friday, April 15, 2016	Sheet 12 of 16

# HDMI



<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	HDMI	
Date:	Friday, April 15, 2016	Sheet 13 of 16


# WIFI





<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	WIFI	
Date:	Friday, April 15, 2016	Sheet 14 of 16

# Ext Port


## Ext




## LED





## KEY



## IR



## DEBUG



<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	EXTPORT	
Date:	Friday, April 15, 2016	Sheet 15 of 16

# USB-SATA



<b>Xunlong Software</b>		
Design Name		
<b>Orange Pi Plus 2E</b>		
Size	Page Name	Rev
A3	FE-DBG	
Date:	Friday, April 15, 2016	Sheet 16 of 16